WHAT IS CLAIMED IS:

1. A method comprising:

issuing the instruction and at least part of the ception status information in parallel.

- 2. The method of Claim 1, further comprising:

 detecting the width of the instruction prior to
 issuing the instruction and at least part of the exception
 status information in parallel.
- 3. The method of Claim 1, wherein issuing the instruction and at least part of exception status information in parallel comprises:

sending the instruction to a decoder; and sending the exception status information through an OR gate to exception handling logic.

4. The method of Claim 1, further comprising:

fetching at least one data block;

generating exception status information about the data

block;

storing the exception status information with the data block; and

detecting at least part of an instruction within the data block.

- 5. The method of Claim 4, wherein generating exception status information includes generating information identifying that a particular exception condition was detected.
- 6. The method of Claim 4, wherein generating exception status information comprises generating information indicating that a particular exception condition was not detected.
- 7. The method of Claim 4, further comprising:

 if only part of the instruction is in the data block,

 fetching another data block containing the rest of the

 instruction prior to issuing the instruction.
- 8. The method of Claim 4, wherein storing the exception status information with the data block comprises storing the exception status information and the data block in a prefetch unit.
- 9. The method of claim 4, wherein storing the exception status information comprises storing an exception word.
- An apparatus comprising:

 a control unit including:

a prefetch unit/comprising at least one prefetch buffer, wherein, the control unit is adapted to issue the instruction and at least part of the exception status information in parallel.

The apparatus of Claim 10, wherein the control unit is 11. further adapted to:

fetch at least one data block;

generate exception/status information about the data block;

store the except on status information and the data block in the prefetch unit; and

detect at least part of an instruction within the data block.

The apparatus of Claim 10, wherein the prefetch unit 12. includes at least two prefetch buffers, and the control unit is further adapted to:

fetch another data block;

generate exception status information about the another data block; and

store the exception status information and the another data block in the prefetch unit.

The apparatus of Claim 10, the control unit further comprising an instruction alignment unit coupled to the prefetch funit, the instruction alignment unit adapted to align the nstruction before the instruction is issued.

The apparatus of Claim 10, further comprising a decoder coupled to the control unit, the control unit further including exception handling logic,

wherein issuing the instruction and at least part of the exception status information in parallel comprises:

sending the instruction to the decoder; and sending the exception status information through an OR gate to the exception handling logic.

- The apparatus bf Claim 10, further comprising memory coupled to the control ψ nit, wherein fetching at least one data block comprises fetching at least one data block from memory.
- The apparatus of Claim 10, the control unit further 16. including a memory device, and wherein the prefetch unit resides in the memory device.
 - A system comprising: 17. a static fandom access memory device; and



a processor coupled to the memory device, wherein the processor includes an execution unit and a control unit, the control unit including a prefetch unit and exception handling logic, the control unit adapted to:

fetch at least one data block;

generate exception status information about the data block;

store the exception status information and the data block in the prefetch unit;

detect at least part of an instruction within the data block;

in parallel, is the instruction to the execution unit and issue at least part of the exception status information to the exception handling logic.

18. The system of claim 17, wherein the control unit is further adapted to:

fetch another data block;

generate additional exception status information about the another data block; and

store the additional exception status information and the another data block in the prefetch unit.

19. The system of Claim 17, wherein the prefetch unit includes at least two prefetch buffers.

20. The system of Claim 17/ wherein issuing the instruction and at least part of exception status information in parallel comprises:

sending the instruction to the decoder; and sending the exception status information through an OR gate to the exception handling logic.